PDF Standards JEDEC JEB 15
PDF Standards JEDEC JEB 15
Click here to purchase
This bulletin explains the terminology and methods of measurement for bistable semiconductor microcircuits. It is also intended to be used with the EIA Registration Data Format for semiconductor integrated bistable logic circuits.
Product Details
- Published:
- 11/01/1969
- Number of Pages:
- 97
- File Size:
- 1 file
- Note:
- This product is unavailable in Russia, Ukraine, Belarus